


TL720M05-Q1 汽车级 500mA 40V 低压降稳压器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
 - 温度等级 1：-40°C 至 +125°C， T_A
 - 结温：-40°C 至 +150°C， T_J
- 输入电压范围：
 - 旧芯片：5.5V 至 42V (绝对最大值 45V)
 - 新芯片：3.0V 至 40V (绝对最大值 42V)
- 最大输出电流：500mA (新芯片)
- 输出电压精度：
 - 旧芯片： $\pm 2.0\%$ (线路、负载和温度范围)
 - 新芯片： $\pm 1.15\%$ (线路、负载和温度范围)
- 低压降：
 - 旧芯片：300mA 电流时为 500mV (最大值)
 - 新芯片：315mA 电流时为 400mV (最大值)
- 低静态电流：
 - 旧芯片： $I_{OUT} = 1\text{mA}$ 时典型值为 100 μA
 - 新芯片：轻负载时典型值为 17 μA
- 出色的线路瞬态响应 (新芯片)：
 - 冷启动时出现 $\pm 2\% V_{OUT}$ 偏差
 - $\pm 2\% V_{OUT}$ 偏差 (V_{IN} 压摆率 1V/ μs)
- 与 2.2 μF 或更高的电容器搭配使用时可保持稳定 (新芯片)
- 反极性保护 (旧芯片)
- 封装：
 - 3 引脚 TO-252 (KVU)
 - 3 引脚 DDPK/TO-263 (KTT)
 - 20 引脚 HTSSOP (PWP) (旧芯片)

2 应用

- 可重新配置仪表组
- 车身控制模块 (BCM)
- 常开型电池连接应用：
 - 汽车网关
 - 远程免钥匙进入 (RKE)



线路瞬态响应 (V_{IN} 压摆率 3V/ μs) (新芯片)

3 说明

TL720M05-Q1 是一款低压降线性稳压器，专用于连接汽车应用中的电池。该器件的输入电压范围高达 40V (新芯片)，因此可承受汽车系统可能发生的瞬变 (如负载突降)。该器件在轻负载下的静态电流仅为 17 μA ，专为满足常开型元件供电需求而设计。此类元件的示例包括待机系统中的微控制器 (MCU) 和控制器局域网 (CAN) 收发器。

该器件 (新芯片) 具有先进的瞬态响应，因此输出端可对负载或线路变化作出迅速响应。例如，在冷启动条件下。此外，该器件架构新颖，可在从电压跌落恢复过程中更大限度降低输出过冲幅度。正常运行时，该器件可在整个线路、负载和温度范围内维持 $\pm 1.15\%$ 的直流精度 (新芯片)。

该器件还包含多个内部电路，可提供过载和过热保护。旧芯片还提供反极性保护。


TL720M05-Q1 采用导热封装，可将热量高效传导到电路板上。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TL720M05-Q1	KTT (TO-263, 3)	10.16mm × 15.24mm
	KVU (TO-252, 3)	6.6mm × 10.11mm
	PWP (HTSSOP, 20) (旧芯片)	6.5mm × 6.4mm

(1) 如需更多信息，请参阅 [机械、封装和可订购信息](#)。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



典型应用原理图 (新芯片)



Table of Contents

1 特性	1	8 Application and Implementation	19
2 应用	1	8.1 Application Information.....	19
3 说明	1	8.2 Typical Application.....	23
4 Pin Configuration and Functions	3	8.3 Power Supply Recommendations.....	25
5 Specifications	4	8.4 Layout.....	25
5.1 Absolute Maximum Ratings.....	4	9 Device and Documentation Support	27
5.2 ESD Ratings.....	4	9.1 Device Support.....	27
5.3 Recommended Operating Conditions.....	4	9.2 Documentation Support.....	27
5.4 Thermal Information.....	5	9.3 接收文档更新通知.....	27
5.5 Electrical Characteristics.....	5	9.4 支持资源.....	27
5.6 Typical Characteristics.....	7	9.5 Trademarks.....	27
6 Parameter Measurement Information	15	9.6 静电放电警告.....	27
7 Detailed Description	16	9.7 术语表.....	27
7.1 Overview.....	16	10 Revision History	28
7.2 Functional Block Diagrams.....	16	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description.....	17	Information	28
7.4 Device Functional Modes.....	18		

4 Pin Configuration and Functions




图 4-1. KTT Package, 3-Pin TO-263 (Top View)




图 4-2. KVU Package, 3-Pin TO-252 (Top View)




图 4-3. PWP Package⁽¹⁾, 20-Pin HTSSOP With PowerPAD (Top View)

表 4-1. Pin Functions

NAME	PIN			TYPE ⁽²⁾	DESCRIPTION
	TO-263	TO-252	HTSSOP (Legacy Chip)		
GND	2	2	8	O	Ground. Internally connected to heat sink.
IN	1	1	19	I	Input power-supply voltage pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground. See the Recommended Operating Conditions table and the Input and Output Capacitor Selection section. Place the input capacitor as close to the input of the device as possible
NC	—	—	1-3, 5-7, 9-18, 20	—	Not connected.
OUT	3	3	4	O	Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground. See the Recommended Operating Conditions table and the Input and Output Capacitor Selection section. Place the output capacitor as close to output of the device as possible.

(1) NC = No internal connection.

(2) I = input, O = output.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Supply input voltage (for legacy chip)	– 42	45	V
	Supply input voltage (for new chip)	– 0.3	42	
V _{OUT}	Regulated output voltage (for legacy chip)	– 1.0	40	
	Regulated output voltage (for new chip)	– 0.3	V _{IN} + 0.3 V ⁽²⁾	
Current	Maximum output	Internally limited		A
Temperature	Operating junction, T _J	– 40	150	°C
	Storage, T _{stg}	– 65	150	

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The absolute maximum rating is V_{IN} + 0.3V or 20V, whichever is smaller

5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	N/A	
			Corner pins	N/A	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{IN}	Supply input voltage (for legacy chip)	5.5		42	V
	Supply input voltage (for new chip)	3		40	
V _{OUT}	Output voltage		5.0		
I _{OUT}	Output current (for legacy chip)	0		400	mA
	Output current (for new chip)	0		500	
C _{OUT}	Output capacitor (for legacy chip) ⁽²⁾	22			μF
	Output capacitor (for new chip) ⁽²⁾	2.2		220	
C _{IN}	Input capacitor ⁽¹⁾		1		
ESR	Output capacitor ESR requirements (for legacy chip)	0.001		5	Ω
	Output capacitor ESR requirements (for new chip)	0.001		2	
T _J	Operating junction temperature	– 40		150	°C

- (1) For robust EMI performance the minimum input capacitance is 500nF.
- (2) Effective output capacitance of 1μF minimum required for stability.

5.4 Thermal Information

THERMAL METRIC ^{(1) (2)}		TL720M05-Q1					UNIT
		KVU (TO-252-3)		KTT (TO-263-3)		PWP (HTSS OP-20)	
		Legacy Chip	New Chip	Legacy Chip	New Chip	Legacy Chip	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	45.3	30	34.2	22.6	39.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.8	39.5	38.2	6.0	22.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.8	8.6	44.9	30.9	19.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	2.8	2.6	6	2.0	0.6	°C/W
ψ_{JB}	Junction-to-board characterization parameter	30.2	8.6	44.5	3.4	18.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.7	1.3	0.8	5.8	1.5	°C/W

- (1) The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.
- (2) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 0\text{mA}$, $C_{OUT} = 2.2\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\Omega$, and $C_{IN} = 1\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER		Test Conditions	MIN	TYP	MAX	UNIT
V_{OUT}	Regulated output (for legacy chip)	$V_{IN} = 6\text{V to } 28\text{V}$, $I_{OUT} = 5\text{mA to } 400\text{mA}$	4.9	5.0	5.1	V
		$V_{IN} = 6\text{V to } 40\text{V}$, $I_{OUT} = 5\text{mA to } 400\text{mA}$	4.9	5.0	5.1	
	Regulated output (for new chip)	$V_{IN} = V_{OUT} + 1\text{V to } 40\text{V}$, $I_{OUT} = 100\mu\text{A to } 450\text{mA}$, $T_J = 25^{\circ}\text{C}^{(1)}$	- 0.85		0.85	%
		$V_{IN} = V_{OUT} + 1\text{V to } 40\text{V}$, $I_{OUT} = 100\mu\text{A to } 500\text{mA}$, $T_J = 25^{\circ}\text{C}^{(1)}$	- 0.85		0.85	
		$V_{IN} = V_{OUT} + 1\text{V to } 40\text{V}$, $I_{OUT} = 100\mu\text{A to } 450\text{mA}^{(1)}$	- 1.15		1.15	
		$V_{IN} = V_{OUT} + 1\text{V to } 40\text{V}$, $I_{OUT} = 100\mu\text{A to } 500\text{mA}^{(1)}$	- 1.15		1.15	
$\Delta V_{OUT(\Delta I_{OUT})}$	Load regulation (for legacy chip)	$I_{OUT} = 5\text{mA to } 400\text{mA}$		15	30	mV
	Load regulation (for new chip)	$V_{IN} = V_{OUT} + 1\text{V}$, $I_{OUT} = 100\mu\text{A to } 450\text{mA}$			0.425	%
$\Delta V_{OUT(\Delta V_{IN})}$	Line regulation (for legacy chip)	$V_{IN} = 8\text{V to } 32\text{V}$, $I_{OUT} = 5\text{mA}$	- 15	5	15	mV
	Line regulation (for new chip)	$V_{IN} = V_{OUT} + 1\text{V to } 40\text{V}$, $I_{OUT} = 100\mu\text{A}$			0.2	%
ΔV_{OUT}	Load transient response settling time (for new chip) ⁽²⁾	$t_R = t_F = 1\mu\text{s}$; $C_{OUT} = 10\mu\text{F}$			100	μs
ΔV_{OUT}	Load transient response overshoot, undershoot (for new chip) ⁽²⁾	$t_R = t_F = 1\mu\text{s}$; $C_{OUT} = 10\mu\text{F}$	$I_{OUT} = 150\text{mA to } 350\text{mA}$		- 2%	% V_{OUT}
			$I_{OUT} = 350\text{mA to } 150\text{mA}$		10%	
			$I_{OUT} = 0\text{mA to } 500\text{mA}$		- 10%	
I_Q	Quiescent current (for legacy chip) $I_Q = I_{IN} - I_{OUT}$	$I_{OUT} = 1\text{mA}$	$T_J = 25^{\circ}\text{C}$		100	μA
			$T_J \leq 85^{\circ}\text{C}$		100	
		$I_{OUT} = 250\text{mA}$			5	mA
		$I_{OUT} = 400\text{mA}$			12	
	Quiescent current (for new chip)	$V_{IN} = V_{OUT} + 1\text{V to } 40\text{V}$, $I_{OUT} = 0\text{mA}$, $T_J = 25^{\circ}\text{C}^{(3)}$			17	μA
		$V_{IN} = V_{OUT} + 1\text{V to } 40\text{V}$, $I_{OUT} = 0\text{mA}^{(3)}$			26	
		$I_{OUT} = 500\mu\text{A}$			35	
V_{DO}	Dropout voltage (for legacy chip)	$I_{OUT} = 300\text{mA}$			250	mV
	Dropout voltage (for new chip)	$I_{OUT} \leq 1\text{mA}$, $V_{IN} = V_{OUT(NOM)} \times 0.95$			46	
		$I_{OUT} = 315\text{mA}$, $V_{IN} = V_{OUT(NOM)}$			275	
		$I_{OUT} = 450\text{mA}$, $V_{IN} = V_{OUT(NOM)}$			360	
		$I_{OUT} = 500\text{mA}$, $V_{IN} = V_{OUT(NOM)}$			390	

5.5 Electrical Characteristics (续)

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 0\text{mA}$, $C_{OUT} = 2.2\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\Omega$, and $C_{IN} = 1\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER		Test Conditions	MIN	TYP	MAX	UNIT
$V_{UVLO(RISING)}$	Rising input supply UVLO (for new chip)	V_{IN} rising	2.6	2.7	2.82	V
$V_{UVLO(FALLING)}$	Falling input supply UVLO (for new chip)	V_{IN} falling	2.38	2.5	2.6	V
$V_{UVLO(HYST)}$	$V_{UVLO(IN)}$ hysteresis (for new chip)			230		mV
I_{CL}	Output current limit (for legacy chip)	$V_{IN} = V_{OUT} + 1\text{V}$, V_{OUT} short to $90\% \times V_{OUT(NOM)}$	450	700	950	mA
	Output current limit (for new chip)	$V_{IN} = V_{OUT} + 1\text{V}$, V_{OUT} short to $90\% \times V_{OUT(NOM)}$	540		780	
PSRR	Power-supply rejection ratio (for legacy chip)	$V_{IN} - V_{OUT} = 1\text{V}$, frequency = 100Hz, $V_r = 0.5V_{pp}$, $I_{OUT} = 450\text{mA}$		60		dB
	Power-supply rejection ratio (for new chip)	$V_{IN} - V_{OUT} = 1\text{V}$, frequency = 1kHz, $I_{OUT} = 450\text{mA}$		70		
T_J	Junction temperature		-40		150	$^{\circ}\text{C}$
$T_{SD(SHUTDOWN)}$	Junction shutdown temperature (for new chip)			175		
$T_{SD(HYST)}$	Hysteresis of thermal shutdown (for new chip)			20		
$\Delta V_{OUT} / \Delta T$	Temperature output voltage drift (for legacy chip)			0.5		mV/K

- (1) Power dissipation is limited to 2W for device production testing purposes. The power dissipation is potentially higher during normal operation. See the *Thermal Performance* section for more information on how much power the device can dissipate while maintaining a junction temperature below 150°C .
- (2) Specified by design.
- (3) For the adjustable output this is tested in unity gain and resistor current is not included.

5.6 Typical Characteristics

specified for new chip at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\text{ }\Omega$, and $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-1. Output Voltage vs Junction Temperature (Legacy Chip)




图 5-2. Output Voltage vs Junction Temperature (Legacy Chip)




图 5-3. Output Voltage vs Input Voltage (Legacy Chip)




图 5-4. Output Accuracy vs Temperature (New Chip)




图 5-5. Line Regulation vs V_{IN} (New Chip)




图 5-6. Line Regulation vs V_{IN} (New Chip)

5.6 Typical Characteristics (continued)

specified for new chip at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\text{ }\Omega$, and $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-7. Line Regulation vs V_{IN} (New Chip)




图 5-8. Load Regulation vs I_{OUT} (New Chip)




图 5-9. Line Regulation at 50mA (New Chip)




图 5-10. Line Regulation at 100mA (New Chip)




图 5-11. Output Current vs Junction Temperature (Legacy Chip)




图 5-12. Current Consumption vs Output Current (Legacy Chip)

5.6 Typical Characteristics (continued)

specified for new chip at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\text{ }\Omega$, and $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-13. Current Consumption vs Output Current (Legacy Chip)




图 5-14. Quiescent Current (I_Q) vs V_{IN} (New Chip)




图 5-15. Quiescent Current (I_Q) vs V_{IN} (New Chip)




图 5-16. Ground Current (I_{GND}) vs I_{OUT} (New Chip)




图 5-17. Ground Current at 100mA (New Chip)




图 5-18. Ground Current at 500μA (New Chip)

5.6 Typical Characteristics (continued)

specified for new chip at $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\text{ }\Omega$, and $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-19. Dropout Voltage vs Output Current (Legacy Chip)




图 5-20. Dropout Voltage (V_{DS}) vs I_{OUT} (New Chip)




图 5-21. Power-Supply Ripple Rejection vs Frequency (Legacy Chip)




图 5-22. Power-Supply Ripple Rejection vs Frequency (Legacy Chip)




图 5-23. Power-Supply Ripple Rejection vs Frequency (Legacy Chip)




图 5-24. Power-Supply Ripple Rejection vs Frequency and I_{OUT} (New Chip)

5.6 Typical Characteristics (continued)

specified for new chip at $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\text{ }\Omega$, and $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-25. Power-Supply Ripple Rejection vs Frequency and V_{IN} (New Chip)




图 5-26. Noise vs Frequency (Legacy Chip)




图 5-27. Noise vs Frequency (Legacy Chip)




图 5-28. Line Transients (New Chip)




图 5-29. Line Transients (New Chip)




图 5-30. Load Transient, No Load to 100mA (New Chip)

5.6 Typical Characteristics (continued)

specified for new chip at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\text{ }\Omega$, and $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-31. Load Transient, No Load to 100mA Rising Edge (New Chip)




图 5-32. Load Transient, 45mA to 105mA (New Chip)




图 5-33. Load Transient, 45mA to 105mA Rising Edge (New Chip)




图 5-34. Load Transient, No Load to 150mA (New Chip)

5.6 Typical Characteristics (continued)

specified for new chip at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\text{ }\Omega$, and $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-35. Load Transient, No Load to 150mA Rising Edge (New Chip)




图 5-36. Load Transient, 150mA to 350mA (New Chip)




图 5-37. Load Transient, No Load to 500mA (New Chip)




图 5-38. Load Transient, No Load to 500mA Rising Edge (New Chip)




图 5-39. Output Current Limit vs Temperature (New Chip)




图 5-40. Start-Up Plot Inrush Current (New Chip)

5.6 Typical Characteristics (continued)

specified for new chip at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{m}\Omega < C_{OUT} \text{ ESR} < 2\text{ }\Omega$, and $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-41. Undervoltage Lockout (UVLO) Threshold vs Temperature (New Chip)




图 5-42. Output Voltage vs Injected Current (New Chip)




图 5-43. Thermal Shutdown (New Chip)




图 5-44. ESR Stability vs Load Current (Legacy Chip)




图 5-45. ESR Stability vs Load Capacitance (Legacy Chip)




图 5-46. Stability, ESR vs C_{OUT} (New Chip)

6 Parameter Measurement Information




图 6-1. Test Circuit

7 Detailed Description

7.1 Overview

The TL720M05-Q1 is a low-dropout linear regulator (LDO) with improved transient performance that allows for quick response to changes in line or load conditions. The device also features a novel output overshoot reduction feature (new chip) that minimizes output overshoot during cold-crank conditions.

During normal operation, the device has a tight DC accuracy (new chip) of $\pm 1.15\%$ over line, load, and temperature. The increased accuracy allows for the powering of sensitive analog loads or sensors.

The TL720M05-Q1 has overtemperature protection and overcurrent protection during a load-short or fault condition on the output.

7.2 Functional Block Diagrams




图 7-1. Functional Block Diagram (Legacy Chip)




图 7-2. Functional Block Diagram (New Chip)

7.3 Feature Description

7.3.1 Undervoltage Lockout

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage. Thus, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the [Electrical Characteristics](#) table.

7.3.2 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis makes sure the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short. Thus the device cycles on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up is high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the [Recommended Operating Conditions](#) table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the device internal protection circuitry is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the [Electrical Characteristics](#) table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the [Know Your Limits application note](#).

图 7-3 shows a diagram of the current limit.




图 7-3. Current Limit

7.4 Device Functional Modes

表 7-1 shows the conditions that lead to the different modes of operation. See the [Electrical Characteristics](#) table for parameter values.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER		
	V_{IN}	I_{OUT}	T_J
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Disabled (any true condition disables the device)	$V_{IN} < V_{UVLO}$	Not applicable	$T_J > T_{SD(shutdown)}$

7.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The output current is less than the current limit ($I_{OUT} < I_{CL}$)
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. In this mode, the transient performance of the device becomes significantly degraded. During this mode, the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout potentially result in large output voltage deviations.

When the device is in a steady dropout state, the pass transistor is driven fully on. This state is defined as when the device is in dropout, directly after being in a normal regulation state, but *not* during start up. Dropout occurs when $V_{IN} < V_{OUT(NOM)} + V_{DO}$. When the input voltage returns to a value $\geq V_{OUT(NOM)} + V_{DO}$, the output voltage potentially overshoots for a short period of time. $V_{OUT(NOM)}$ is the nominal output voltage and V_{DO} is the dropout voltage. During dropout exit, the device pulls the pass transistor back into the linear region.

7.4.3 Disabled

Shutdown the device output by forcing the input voltage below the UVLO falling threshold (see the [Electrical Characteristics](#) table). When disabled, the pass transistor is turned off and internal circuits are shutdown.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

Based on the end-application, different values of external components are available. In some cases, an application requires a larger output capacitor during fast load steps to prevent a reset from occurring. Use a low-ESR ceramic capacitor with a dielectric of type X5R or X7R for better load transient response.

8.1.1 Input and Output Capacitor Selection

8.1.1.1 Legacy Chip Capacitor Selection

The input capacitor (C_{IN}) compensates for line fluctuation. Using a resistor of approximately 1Ω in series with C_{IN} dampens the oscillation of input inductivity and input capacitance. The output capacitor (C_{OUT}) stabilizes the regulation circuit. The output is stable at $C_{OUT} \geq 22\mu F$ and $ESR \leq 5\Omega$, which is within the operating temperature range.

8.1.1.2 New Chip Output Capacitor

The new chip version of the TL720M05-Q1 requires a $2.2\mu F$ or larger output capacitor ($1\mu F$ or larger capacitance) for stability. An equivalent series resistance (ESR) between 0.001Ω and 2Ω is also required. For best transient performance, use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and ESR over temperature. When choosing a capacitor for a specific application, be mindful of the DC bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitance is $220\mu F$.

8.1.1.3 New Chip Input Capacitor

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce the input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply is high impedance over a large range of frequencies, use several input capacitors in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.

8.1.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as $V_{IN} - V_{OUT}$ at the rated output current (I_{RATED}), where the pass transistor is fully on. V_{IN} is the input voltage, V_{OUT} is the output voltage, and I_{RATED} is the maximum I_{OUT} listed in the [Recommended Operating Conditions](#) table. At this operating point, the pass transistor is driven fully on. Dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage where the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (1)$$

8.1.3 Reverse Current

Excessive reverse current potentially damages this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current potentially occur are outlined in this section, all of which exceed the absolute maximum rating of $V_{OUT} \leq V_{IN} + 0.3V$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

8.1.4 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the PCB, and correct sizing of the thermal plane. Make sure the printed circuit board (PCB) area around the regulator has few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

备注

Power dissipation is minimized, and therefore greater efficiency achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. Make sure this pad area contains an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. Power dissipation and junction temperature are most often related by the $R_{\theta JA}$ of the combined PCB and device package and the ambient air temperature (T_A). $R_{\theta JA}$ is the junction-to-ambient thermal resistance. [方程式 3](#) calculates this relationship.

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (3)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design. Therefore, $R_{\theta JA}$ varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the [Thermal Information](#) table is determined by the JEDEC standard PCB and copper-spreading area. This resistance is used as a relative measure of package thermal performance.

8.1.4.1 Thermal Performance Versus Copper Area

The most used thermal resistance parameter $R_{\theta JA}$ is highly dependent on the heat-spreading capability built into the particular PCB design. Therefore, $R_{\theta JA}$ varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the [Thermal Information](#) table is determined by the JEDEC standard (see [图 8-1](#)), PCB, and copper-spreading area. $R_{\theta JA}$ is only used as a relative measure of package

thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of $R_{\theta JCbot}$ plus the thermal resistance contribution by the PCB copper. $R_{\theta JCbot}$ is the package junction-to-case (bottom) thermal resistance.




图 8-1. JEDEC Standard 2s2p PCB

图 8-2 和 图 8-3 显示 $R_{\theta JA}$ 和 ψ_{JB} 与铜面积和厚度的函数关系。这些图是使用 $101.6\text{mm} \times 101.6\text{mm} \times 1.6\text{mm}$ 的 2 层和 4 层 PCB 生成的。对于 4 层板，内层使用 1oz 铜厚度。外层模拟了 1oz 和 2oz 铜厚度。在器件热垫下方有一个 3×4 (KVU 封装) 的热通孔阵列，孔径为 $300\mu\text{m}$ ，铜镀层厚度为 $25\mu\text{m}$ 。热通孔将顶层、底层和，在 4 层板的情况下，第一内层 GND 平面连接起来。每层都有一个面积相等的铜平面。




图 8-2. $R_{\theta JA}$ vs Copper Area (KVU Package)




图 8-3. ψ_{JB} vs Copper Area (KVU Package)

8.1.4.2 Power Dissipation Versus Ambient Temperature

图 8-4 是基于 JEDEC 4-layer, high-K 板。估计允许的功率耗散，使用以下方程。通过添加顶层铜并在 JEDEC 高-K 布局中增加热通孔的数量来改善热耗散。参见 [An empirical analysis of the impact of board layout on LDO thermal performance application note](#)。如果使用了良好的热布局，允许的功率耗散可提高高达 50%。

$$T_A + R_{\theta JA} \times P_D \leq 150^\circ\text{C} \quad (4)$$




图 8-4. TL720M05-Q1 Allowable Power Dissipation

8.1.5 Estimating Junction Temperature

The JEDEC standard recommends using psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The [Thermal Information](#) table lists the primary thermal metrics, which are the junction-to-top characterization parameter (Ψ_{JT}) and junction-to-board characterization parameter (Ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (Ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (Ψ_{JB}) with the PCB surface temperature 1mm from the device package (T_B) to calculate the junction temperature.

$$T_J = T_T + \Psi_{JT} \times P_D \quad (5)$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_J = T_B + \Psi_{JB} \times P_D \quad (6)$$

where:

- T_B is the PCB surface temperature measured 1mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics application note](#).

8.2 Typical Application

图 8-5 shows a typical application circuit for the TL720M05-Q1.




图 8-5. Typical Application Diagram (New Chip)

8.2.1 Design Requirements

Use the parameters listed in 表 8-1 for this design example.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4V to 40V
Output voltage	5V
Output current rating	400mA
Output capacitor range	10 μ F to 200 μ F

8.2.2 Detailed Design Procedure

8.2.2.1 Input Capacitor

The device requires an input decoupling capacitor, the value of which depends on the application. The typical recommended value for the decoupling capacitor is 1 μ F. Make sure the voltage rating is greater than the maximum input voltage.

8.2.2.2 Output Capacitor

The device (new chip) requires an output capacitor to stabilize the output voltage. Make sure the capacitor value is between 2.2 μ F and 200 μ F and the ESR range is between 1m Ω and 2 Ω . For this design, use a low ESR, 10 μ F ceramic capacitor to improve transient performance.

8.2.3 Application Curves


Channel 1: V_{IN} , channel 2: V_{OUT}

图 8-6. Power-Up Waveform (Load = 50mA) (Legacy Chip)


Channel 1: V_{IN} , channel 2: V_{OUT}

图 8-7. Power-Down Waveform (Load = 50mA) (Legacy Chip)




图 8-8. Power-Supply Ripple Rejection vs Frequency and I_{OUT} (New Chip)




图 8-9. Start-Up Plot Inrush Current (New Chip)




图 8-10. Transient Response (New Chip)

8.3 Power Supply Recommendations

This device is designed for operation from a 4V to 40V input voltage supply. Make sure this input supply is well regulated. Do not place the input supply more than a few inches from the TL720M05-Q1. If this location is unavoidable, add a 22 μ F electrolytic capacitor and a ceramic bypass capacitor at the input.

8.4 Layout

8.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board. Place these components as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close as possible to each other. Use wide, component-side, copper surface for these connections. Using vias and long traces to the input and output capacitors is strongly discouraged and negatively affects system performance. Place a ground reference plane embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane provides output voltage accuracy and shields noise. This plane also behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

8.4.2 Layout Examples




图 8-11. Layout Example Diagram for KVV, KTT Packages




图 8-12. Layout Example Diagram for PWP Package (Legacy Chip)

9 Device and Documentation Support

9.1 Device Support

9.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV709. Request the [MLTLDO2EVM evaluation module](#) (and related [user's guide](#)) at the TI website through the product folders.

9.1.2 Device Nomenclature

表 9-1. Device Nomenclature

PRODUCT ⁽¹⁾	V _{OUT}
TL720M05Q xxxRQ1	xxx is the package designation (for example, KVVU = TO-252; KTT = DDPK/TO-263; PWP = HTSSOP). Q indicates that this device is a grade-1 device in accordance with the AEC-Q100 standard. Q1 indicates that this device is an automotive grade (AEC-Q100) device.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](#).

9.1.3 Development Support

For the PSpice model, see the [TPS7B88-Q1 \(5-V Output\) PSpice Transient Model](#).

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [LDO Noise Demystified application note](#)
- Texas Instruments, [LDO PSRR Measurement Simplified application note](#)
- Texas Instruments, [MLTLDO2EVM-037 EVM user guide](#)

9.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision H (November 2014) to Revision I (May 2024)	Page
• 通篇更新了表格、图和交叉参考的编号格式.....	1
• 更改了整个文档以与当前系列格式保持一致.....	1
• 向文档添加了 M3 器件.....	1
• 更改了封装信息表中的封装尺寸值.....	1

Changes from Revision G (June 2013) to Revision H (July 2015)	Page
• 添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TL720M05GQKVURQ1	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05GQKVURQ1.A	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05GQKVURQ1M3	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05GQKVURQ1M3.A	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05QKTTTRQ1	Active	Production	DDPAK/ TO-263 (KTT) 3	500 SMALL T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	T720M05Q
TL720M05QKTTTRQ1.A	Active	Production	DDPAK/ TO-263 (KTT) 3	500 SMALL T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	T720M05Q
TL720M05QKVURQ1	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05QKVURQ1.A	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05QKVURQ1M3	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05QKVURQ1M3.A	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05QPWPRQ1	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	720M05Q
TL720M05QPWPRQ1.A	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	720M05Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL720M05GQKVURQ1	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TL720M05GQKVURQ1M3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TL720M05QKVURQ1	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TL720M05QKVURQ1M3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TL720M05QPWPRQ1	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL720M05GQKVURQ1	TO-252	KVU	3	2500	340.0	340.0	38.0
TL720M05GQKVURQ1M3	TO-252	KVU	3	2500	340.0	340.0	38.0
TL720M05QKVURQ1	TO-252	KVU	3	2500	340.0	340.0	38.0
TL720M05QKVURQ1M3	TO-252	KVU	3	2500	340.0	340.0	38.0
TL720M05QPWPRQ1	HTSSOP	PWP	20	2000	350.0	350.0	43.0




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


KVU0003A

TO-252 - 2.52 mm max height

TO-252



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4218915/A 02/2017


NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).
6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

KVU0003A

TO-252 - 2.52 mm max height

TO-252



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
65% PRINTED SOLDER COVERAGE BY AREA
SCALE:8X


4218915/A 02/2017

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

KTT (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE




4200577-3/G 01/13

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC TO-263 variation AA, except minimum lead thickness and minimum exposed pad length.

KTT (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-SM-782 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
 - F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

GENERIC PACKAGE VIEW


PWP 20

HTSSOP - 1.2 mm max height

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224669/A


PWP0020N



PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4218982/B 12/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT


PWP0020N

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4218982/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0020N

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.74 X 3.58
0.125	2.5 X 3.2 (SHOWN)
0.15	2.24 X 2.92
0.175	2.07 X 2.70

4218982/B 12/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司