









LMR51606-Q1, LMR51610-Q1

ZHCSUE4 - AUGUST 2024

LMR516xx-Q1 4V 至 65V、0.6A/1A、汽车级同步降压转换器

1 特性

- 符合 AEC-Q100 标准
 - 温度等级 1: 40°C 至 125°C 环境工作温度范
- 功能安全型
 - 可提供用于功能安全系统设计的文档
- 专用于条件严苛的工业应用
 - 输入电压范围为 4V 至 65V
 - 高达 70V 的输入瞬态保护
 - 0.6A/1A 持续输出电流
 - 80ns 最短导通时间
 - 400kHz 固定开关频率
 - -40°C 至 150°C 的结温范围
 - 96% 最大占空比
 - 具有预偏置输出的单调启动
 - 断续模式短路保护
 - 精密使能端
- 设计小巧且易于使用
 - 集成同步整流
 - 内置补偿功能,便于使用
- 采用引脚到引脚兼容封装的各种选项
 - PFM 和强制 PWM (FPWM) 选项
- 与 LMR16006Y-Q1、LM2842-Q1、LMR50410-Q1 和 TPS560430-Q1 引脚对引脚兼容
- 使用 LMR516xx-Q1 并借助 WEBENCH®Power Designer 创建定制设计方案

2 应用

- 车身电子装置和照明
- 信息娱乐系统与仪表组
- 高级驾驶辅助系统 (ADAS)

V_{IN} up to 65 V CB C_{IN} Своот Vout SW RFBT GND FB Cout R_{FBB} 简化原理图

3 说明

LMR516xx-Q1 是一款简单易用的宽 V_{IN} 同步降压转换 器,能够驱动高达 0.6A 和 1A 的负载电流。该器件具 有 4V 至 65V 的宽输入电压范围,适用于从非稳压源 进行电源调节的各种工业应用。


LMR516xx-Q1 以 400kHz 的开关频率运行,支持使用 相对较小的电感器,从而优化设计尺寸。LMR516xx-Q1 的 PFM 版本可在轻负载时实现高效率, FPWM 版 本可在整个负载范围内实现恒定频率和低输出电压纹 波。通过在内部实现软启动和补偿电路,可更大限度地 减少器件所用的外部元件。

该器件内置保护功能,例如逐周期电流限制、断续模式 短路保护以及在功耗过大时触发热关断。

器件信息

器件型号(3)	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
LMR51606-Q1	DBV (SOT-23,	2.90mm × 2.80mm
LMR51610-Q1	6)	2.9011111 ^ 2.0011111

- 有关更多信息,请参阅节11。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)
- 请参阅器件比较表。



效率与输出电流间的关系 $V_{OUT} = 5V , 400kHz$



Table of Contents

1 特性	1	7.4 Device Functional Modes	14
2 应用		8 Application and Implementation	15
3 说明		8.1 Application Information	15
4 Device Comparison Table		8.2 Typical Application	15
5 Pin Configuration and Functions		8.3 Power Supply Recommendations	<mark>2</mark>
6 Specifications		8.4 Layout	2
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	<mark>2</mark> 3
6.2 ESD Ratings		9.1 Device Support	23
6.3 Recommended Operating Conditions		9.2 Documentation Support	23
6.4 Thermal Information		9.3 接收文档更新通知	<mark>2</mark> 3
6.5 Electrical Characteristics		9.4 支持资源	<mark>2</mark> 3
6.6 System Characteristics		9.5 Trademarks	
6.7 Typical Characteristics		9.6 静电放电警告	<u>2</u> 3
7 Detailed Description		9.7 术语表	
7.1 Overview		10 Revision History	
7.2 Functional Block Diagram		11 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	24
-			



4 Device Comparison Table

ORDERABLE PART NUMBER	OUTPUT CURRENT	FREQUENCY	PFM OR FPWM	OUTPUT
LMR51606XQDBVRQ1	0.6A	400kHz	PFM	Adjustable
LMR51606XFQDBVRQ1	0.6A	400kHz	FPWM	Adjustable
LMR51610XQDBVRQ1	1A	400kHz	PFM	Adjustable
LMR51610XFQDBVRQ1	1A	400kHz	FPWM	Adjustable

5 Pin Configuration and Functions




图 5-1. 6-Pin SOT-23 DBV Package (Top View)

表 5-1. Pin Functions

PIN	N	TYPE(1)	DESCRIPTION
NAME	NO		DESCRIF HOW
СВ	1	Р	Bootstrap capacitor connection for high-side FET driver. Connect a high quality 100nF capacitor from this pin to the SW pin.
GND	2	G	Power ground pins. Connected to the source of low-side FET internally. Connect to system ground, ground side of C_{IN} and C_{OUT} . The path to C_{IN} must be as short as possible.
FB	3	А	Feedback input to the converter. Connect a resistor divider to set the output voltage. Never short this terminal to ground during operation.
EN	4	А	Precision enable input to the converter. Do not float. High = On, Low = Off. Can be tied to VIN. Precision enable input allows an adjustable UVLO by an external resistor divider.
VIN	5	Р	Supply input pin to the internal bias LDO and high-side FET. Connect to the input supply and input bypass capacitors C_{IN} . Input bypass capacitors must be directly connected to this pin and GND.
SW	6	Р	Switching output of the converter. Internally connected to source of the high-side FET and drain of the low-side FET. Connect to the power inductor.

(1) A = Analog, P = Power, G = Ground



6 Specifications

6.1 Absolute Maximum Ratings

Over junction temperature range of -40°C to 150°C (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage	VIN to GND	- 0.3	70	V
Input voltage	EN to GND	- 0.3	V _{IN} + 0.3	V
Input voltage	FB to GND	- 0.3	5.5	V
Output voltage	SW to GND	- 0.3	70	V
Output voltage	SW to GND less than 10ns transients	- 5	70	V
Output voltage	CBOOT to SW	- 0.3	5.5	V
Junction temperature T _J		- 40	150	°C
Storage tempera	ture, T _{stg}	- 55	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	\/
V _(ESD) Electrostatic discharge	Liectiostatic discriarge	Charged device model (CDM), per AEC Q100-011	±750	v

⁽¹⁾ AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
Input voltage	VIN to GND	4	65	V
Input voltage	EN	0	V _{IN}	V
Input voltage	FB	0	4.5	V
Output voltage	V _{OUT} (2)	0.8	28	V
Output current	I _{out} (LMR51606-Q1) ⁽³⁾		0.6	Α
Output current	I _{out} (LMR51610-Q1) ⁽³⁾		1	Α
TJ	Operating junction temperature ⁽⁴⁾	- 40	+150	°C

⁽¹⁾ Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not specify specific performance limits. For compliant specifications, see Electrical Characteristics table.

⁽²⁾ Under no conditions can the output voltage be allowed to fall below zero volts.

Maximum continuous DC current can be derated when operating with high switching frequency or high ambient temperature. See Application section for details.

⁽⁴⁾ High junction temperatures degrade operating lifetimes. Operating lifetime is derated for junction temperatures greater than 150℃.



6.4 Thermal Information

The value of R $_{\theta}$ JA given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. It does not represent the performance obtained in an actual application. For example, with a 4-layer PCB, a R $_{\theta}$ JA = 67.2 $^{\circ}$ C/W can be achieved.

		LMR516xx-Q1	
	THERMAL METRIC ⁽¹⁾	DBV(SOT-23-6)	UNIT
		6 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	147.8	°C/W
R _{θ JA(Effective)}	Junction-to-ambient thermal resistance with EVM	67.2	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	71.1	°C/W
R _{θ JB}	Junction-to-board thermal resistance	36.6	°C/W
ψ ЈТ	Junction-to-top characterization parameter	14.2	°C/W
ψ ЈВ	Junction-to-board characterization parameter	36.4	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

6.5 Electrical Characteristics

Limits apply over operating junction temperature (T_J) range of -40° C to $+150^{\circ}$ C, unless otherwise stated. Minimum and Maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 4V to 65V.

PARAMETER	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					<u>'</u>	
I _{Q(VIN)}	VIN quiescent current (3)	V _{EN} = 3V, FPWM operation		420		μA
I _{Q(VIN)}	VIN quiescent current (non-switching)	V _{EN} = 3V, V _{FB} = 1V, PFM operation		26.5	40	μΑ
I _{SD(VIN)}	VIN shutdown supply current	V _{EN} = 0V		0.8	3	μΑ
UVLO					'	
V _{IN_ UVLO(R)}	V _{IN} UVLO rising threshold	V _{IN} rising		3.82	4	V
V _{IN_ UVLO(F)}	V _{IN} UVLO falling threshold	V _{IN} falling	3.4	3.56		V
V _{IN_ UVLO(H)}	V _{IN} UVLO hysteresis			0.25		V
ENABLE					'	
V _{EN(R)}	EN voltage rising threshold	EN rising, enable switching	1.1	1.227	1.36	V
V _{EN(F)}	EN voltage falling threshold	EN falling, disable switching	0.85	1.0	1.15	V
I _{EN(P2)}	EN pin sourcing current post EN rising threshold	V _{EN} = 3V		10	50	nA
REFERENCE VO	DLTAGE					
V_{FB}	Reference voltage		0.792	8.0	0.808	V
I _{FB(LKG)}	FB input leakage current	V _{FB} = 0.8V		0.2		nA
SWITCHING FRE	EQUENCY				'	
f _{SW(CCM)}	Switching frequency, CCM operation		360	400	440	KHz
STARTUP						
t _{SS}	Internal fixed soft-start time			2.3		ms
POWER STAGE	,				'	
R _{DSON(HS)}	High-side MOSFET on-resistance	V _{IN} = 12V, T _J = 25°C		0.7		Ω
R _{DSON(LS)}	Low-side MOSFET on-resistance	V _{IN} = 12V, T _J = 25°C		0.36		Ω
t _{ON_MIN}	Minimum ON pulse width	V _{IN} = 12V, I _{OUT} = 0.1A		80		ns
t _{ON_MAX}	Maximum ON pulse width	V _{IN} = 12V, I _{OUT} = 0.5A		5		μs



6.5 Electrical Characteristics (续)

Limits apply over operating junction temperature (T_J) range of -40° C to $+150^{\circ}$ C, unless otherwise stated. Minimum and Maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 4V to 65V.

PARAMETER	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
t _{OFF_MIN}	Minimum OFF pulse width	V _{IN} = 5V		200		ns		
OVERCURRENT I	PROTECTION							
I _{HS_PK(OC)}	High-side peak current limit	LMR51610-Q1	1.30	1.6	1.90	Α		
I _{LS_V(OC)}	Low-side valley current limit	LMR51610-Q1	0.7	1.1	1.3	Α		
I _{LS(NOC)}	Low-side negative current limit	LMR51610-Q1 FPWM Only		- 0.66		Α		
I _{HS_PK(OC)}	High-side peak current limit	LMR51606-Q1	0.8	1.1	1.4	Α		
I _{LS_V(OC)}	Low-side valley current limit	LMR51606-Q1	0.62	0.8	0.98	Α		
I _{LS(NOC)}	Low-side negative current limit	LMR51606-Q1 FPWM Only		- 0.36		Α		
I _{ZC}	Zero-cross detection current threshold (3)			0		Α		
THERMAL SHUTE	THERMAL SHUTDOWN							
T _{J(SD)}	Thermal shutdown threshold (3)	Junction temperature rising		165		°C		
T _{J(HYS)}	Thermal shutdown hysteresis (3)			20		°C		

⁽¹⁾ MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

6.6 System Characteristics

The following specifications apply to a typical application circuit with nominal component values. Specifications in the typical (TYP) column apply to $T_J = 25^{\circ}\text{C}$ only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of $T_J = -40^{\circ}\text{C}$ to 150°C. These specifications are not specified by production testing.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Operating input voltage range		4		65	V
V _{OUT}	Adjustable output voltage regulation ⁽¹⁾	PFM operation	- 1.5%		2.5%	
I _{SUPPLY}	Input supply current when in regulation	V_{IN} = 24V, V_{OUT} = 5V, I_{OUT} = 0A, R_{FBB} = 22.1k Ω , PFM operation		38		μA
D _{MAX}	Maximum switch duty cycle ⁽²⁾			96%		
V _{HC}	FB pin voltage required to trip short- circuit hiccup mode			0.32		V
T _{HICCUP}	Time between current-limit hiccup burst			150		ms

⁽¹⁾ Deviation in V_{OUT} from nominal output voltage value at V_{IN} = 24V, I_{OUT} = 0A to full load.

⁽²⁾ This is the current used by the device open loop, it does not represent the total input current of the system when in regulation.


⁽³⁾ Not production tested. Specified by correlation by design.

⁽²⁾ In dropout the switching frequency drops to increase the effective duty cycle. The lowest frequency is clamped at approximately: F_{MIN} = 1 / (t_{ON_MAX} + t_{OFF_MIN}). D_{MAX} = t_{ON_MAX} / (t_{ON_MAX} + t_{OFF_MIN}).



6.7 Typical Characteristics


 V_{IN} = 24V, f_{SW} = 400kHz, T_A = 25°C, unless otherwise specified





6.7 Typical Characteristics (continued)

 V_{IN} = 24V, f_{SW} = 400kHz, T_A = 25°C, unless otherwise specified





7 Detailed Description

7.1 Overview

The LMR516xx-Q1 converter is an easy-to-use, synchronous, step-down DC/DC converter operating from a 4V to 65V supply voltage. The LMR51610-Q1 is capable of delivering up to 1A DC load current in a very small design size, while the LMR51606-Q1 is capable of delivering up to 0.6A load current. The family has multiple versions applicable to various applications. For detailed information, see the *Device Comparison Table*.


The LMR516xx-Q1 employs fixed-frequency peak-current mode control. The PFM version enters PFM mode at light load to achieve high efficiency. A FPWM version is provided to achieve low output voltage ripple, tight output voltage regulation, and constant switching frequency at light load. The device is internally compensated, which reduces design time and requires few external components.

Additional features, such as precision enable and internal soft start, provide a flexible and easy-to-use design for a wide range of applications. Protection features include the following:

- · Thermal shutdown
- V_{IN} undervoltage lockout
- · Cycle-by-cycle current limit
- · Hiccup mode short-circuit protection

This family of devices requires very few external components and has a pinout designed for simple, designed for PCB layout.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency Peak Current Mode Control

The following operating description of the LMR516xx-Q1 refers to the *Functional Block Diagram* and to the waveforms in \boxtimes 7-1. The LMR516xx-Q1 is a step-down synchronous buck converter with integrated high-side (HS) and low-side (LS) switches (synchronous rectifier). The LMR516xx-Q1 supplies a regulated output voltage by turning on the high-side and low-side NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately V_{IN} , and the inductor current, i_L , increases with a linear slope of $(V_{IN} - V_{OUT})$ / L. When the high-side switch is turned off by the control logic, the low-side switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the low-side switch with a slope of $-V_{OUT}$ / L. The control parameter of a buck converter is defined as Duty Cycle D = t_{ON} / T_{SW} , where t_{ON} is the high-side switch ON time and T_{SW} is the switching period. The converter control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D = V_{OUT} / V_{IN} .




图 7-1. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The LMR516xx-Q1 employs fixed-frequency peak-current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak-current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, making designing easy and providing stable operation when using a variety of output capacitors. The converter operates with fixed switching frequency at normal load conditions. During light-load condition, the LMR516xx-Q1 operates in PFM mode to maintain high efficiency (PFM version) or in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency (FPWM version).

7.3.2 Adjustable Output Voltage

A precision 0.8V reference voltage (V_{REF}) is used to maintain a tightly regulated output voltage over the entire operating temperature range. The output voltage is set by a resistor divider from V_{OUT} to the FB pin. TI recommends to use 1% tolerance resistors with a low temperature coefficient for the FB divider. Select the bottom-side resistor, R_{FBB} , for the desired divider current and use $1 to calculate the top-side resistor, <math>R_{FBT}$. The recommended range for R_{FBT} is 10k Ω to 100k Ω . A lower R_{FBT} value can be used if pre-loading is

Copyright © 2024 Texas Instruments Incorporated



desired to reduce the V_{OUT} offset in PFM operation. Lower R_{FBT} values reduce efficiency at very light load. Less static current goes through a larger R_{FBT} value and can be more desirable when light-load efficiency is critical. However, TI does not recommend R_{FBT} values larger than $1M\Omega$ make the feedback path more susceptible to noise. Larger R_{FBT} values require a more carefully designed feedback path trace from the feedback resistors to the feedback pin of the device. The tolerance and temperature variation of the resistor divider network affect the output voltage regulation.




图 7-2. Output Voltage Setting

$$R_{FBT} = \frac{(V_{OUT} - V_{REF})}{V_{REF}} \times R_{FBB}$$
 (1)

7.3.3 Enable

The voltage on the EN pin controls the ON and OFF operation of the LMR516xx-Q1. A voltage of less than 1V (typical) shuts down the device, while a voltage of greater than 1.227V (typical) is required to start the converter. The EN pin is an input and cannot be left open or floating. The simplest way to enable the operation of the LMR516xx-Q1 is to connect EN to VIN. This connection allows self-start-up of the LMR516xx-Q1 when VIN is within the operating range.

Many applications benefit from the employment of an enable divider, R_{ENT} and R_{ENB} (图 7-3) to establish a precision system UVLO level for the converter. A system UVLO can be used for supplies operating from utility power as well as battery power. A system UVLO can be used for sequencing, make sure there is reliable operation, or supplying protection, such as a battery discharge level. An external logic signal can also be used to drive the EN input for system sequencing and protection.

The EN pin voltage must not to be greater than V_{IN} + 0.3V. TI does not recommend to apply EN voltage when V_{IN} is 0V.




图 7-3. System UVLO by Enable Divider

7.3.4 Minimum ON Time, Minimum OFF Time, and Frequency Foldback

The minimum ON time (ton MIN) is the shortest duration of time that the high-side switch can be turned on. $t_{ON\ MIN}$ is typically 80ns for the LMR516xx-Q1. The minimum OFF time ($t_{OFF\ MIN}$) is the shortest duration of time

11

English Data Sheet: SLUSFL7



that the high-side switch can be off. t_{OFF_MIN} is typically 200ns. In CCM operation, t_{ON_MIN} and t_{OFF_MIN} limit the voltage conversion range without switching frequency foldback.

The minimum duty cycle without frequency foldback allowed is:

$$D_{MIN} = t_{ON MIN} \times f_{SW}$$
 (2)

The maximum duty cycle without frequency foldback allowed is:

$$D_{MAX} = 1 - t_{OFF_MIN} \times f_{SW}$$
 (3)

Given a required output voltage, the maximum V_{IN} without frequency foldback can be found by:

$$V_{\text{IN_MAX}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times t_{\text{ON MIN}}}$$
 (4)

The minimum V_{IN} without frequency foldback can be calculated by:

$$V_{\text{IN_MIN}} = \frac{V_{\text{OUT}}}{1 - f_{\text{SW}} \times t_{\text{OFF MIN}}} \tag{5}$$

In the LMR516xx-Q1, a frequency foldback scheme is employed after the t_{ON_MIN} or t_{OFF_MIN} is triggered, which can extend the maximum duty cycle or lower the minimum duty cycle.

The on time decreases while V_{IN} voltage increases. After the on time decreases to t_{ON_MIN} , the switching frequency starts to decrease while V_{IN} continues to go up, which lowers the duty cycle further to keep V_{OUT} in regulation according to 方程式 4.

The frequency foldback scheme also works after larger duty cycle is needed under a low V_{IN} condition. The frequency decreases after the device hits t_{OFF_MIN} , which extends the maximum duty cycle according to 5 much condition, the frequency can be as low as approximately 200kHz. A wide range of frequency foldback allows for the LMR516xx-Q1 output voltage to stay in regulation with a much lower supply voltage V_{IN} , which leads to a lower effective dropout.

With frequency foldback while maintaining a regulated output voltage, V_{IN_MAX} is raised and V_{IN_MIN} is lowered by decreased f_{SW} .

7.3.5 Bootstrap Voltage

The LMR516xx-Q1 provides an integrated bootstrap voltage converter. A small capacitor between the CB and SW pins provides the gate drive voltage for the high-side MOSFET. The bootstrap capacitor is refreshed when the high-side MOSFET is off and the low-side switch is on. The recommended value of the bootstrap capacitor is 0.1µF. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 16V or higher for stable performance over temperature and voltage.

7.3.6 Overcurrent and Short-Circuit Protection

The LMR516xx-Q1 incorporates both peak and valley inductor current limit to provide protection to the device from overloads and short circuits and limit the maximum output current. Valley current limit prevents inductor current runaway during short circuits on the output, while both peak and valley limits work together to limit the maximum output current of the converter. Cycle-by-cycle current limit is used for overloads, while hiccup mode is used for sustained short circuits.

High-side MOSFET overcurrent protection is implemented by the nature of the peak current mode control. The high-side switch current is sensed when the high-side is turned on after a set blanking time. The high-side switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. See the *Functional Block Diagram* for more details. The peak current of high-side switch is limited by a clamped maximum peak current threshold I_{HS_PK(OC)} (see *Electrical Characteristics*), which is constant.

English Data Sheet: SLUSFL7



$$I_{OUT_MAX} = \frac{I_{HS_PK(OC)} + I_{LS_V(OC)}}{2}$$
(6)

If the feedback voltage is lower than 40% of the V_{REF} , the current of the low-side switch triggers $I_{HS_PK(OC)}$ for 256 consecutive cycles and hiccup current protection mode is activated. In hiccup mode, the converter shuts down and keeps off for a period of hiccup, T_{HICCUP} (150ms typical) before the LMR516xx-Q1 tries to start again. If overcurrent or a short-circuit fault condition still exists, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, preventing overheating and potential damage to the device.

For the FPWM version, the inductor current is allowed to go negative. When this current exceeds the low-side negative current limit, $I_{LS(NOC)}$, the low-side switch is turned off and high-side switch is turned on immediately. This event is used to protect the low-side switch from excessive negative current.

7.3.7 Soft Start

The integrated soft-start circuit prevents input inrush current impacting the LMR516xx-Q1 and the input power supply. Soft start is achieved by slowly ramping up the internal reference voltage when the device is first enabled or powered up. The typical soft-start time is 2.3ms.

The LMR516xx-Q1 also employs overcurrent protection blanking time, T_{OCP_BLK} (33ms typical), at the beginning of power up. Without this feature, in applications with a large amount of output capacitors and high V_{OUT} , the inrush current is large enough to trigger the current-limit protection, which can cause a false start as the device enters into hiccup mode. This event results in a continuous recycling of soft start without raising up to the programmed output voltage. The LMR516xx-Q1 is able to charge the output capacitor to the programmed V_{OUT} by controlling the average inductor current during the start-up sequence in the blanking time, T_{OCP_BLK} .

7.3.8 Thermal Shutdown

The LMR516xx-Q1 provides an internal thermal shutdown to protect the device when the junction temperature exceeds 165°C. Both high-side and low-side FETs stop switching in thermal shutdown. After the die temperature falls below 145°C, the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.

13

7.4 Device Functional Modes

7.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the LMR516xx-Q1. When V_{EN} is below 1V (typical), the device is in shutdown mode. The LMR516xx-Q1 also employs V_{IN} undervoltage lockout protection (UVLO). If V_{IN} voltage is below the UVLO threshold of 3.56V (typical), the converter turns off.

7.4.2 Active Mode

The LMR516xx-Q1 is in active mode when both V_{EN} and V_{IN} are above the respective operating threshold. The simplest way to enable the LMR516xx-Q1 is to connect the EN pin to VIN pin. This action allows self-start-up when the input voltage is in the operating range of 4V to 65V. See *Enable* for details on setting these operating levels.

In active mode, depending on the load current, the LMR516xx-Q1 is in one of four modes:

- 1. Continuous conduction mode (CCM) with fixed switching frequency when load current is greater than half of the peak-to-peak inductor current ripple (for both PFM and FPWM versions)
- 2. Discontinuous conduction mode (DCM) with fixed switching frequency when load current is less than half of the peak-to-peak inductor current ripple(only for PFM versions)
- 3. Pulse frequency modulation mode (PFM) when switching frequency is decreased at very light load (only for PFM version)
- 4. Forced pulse width modulation mode (FPWM) with fixed switching frequency even at light load (only for FPWM version)

7.4.3 CCM Mode

Continuous conduction mode (CCM) operation is employed in the LMR516xx-Q1 when the load current is greater than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple is at a minimum in this mode and the maximum output current of 1A or 0.6A can be supplied by the LMR51610-Q1 or LMR51606-Q1 respectively.

7.4.4 Light Load Operation (PFM Version)

For PFM versions, when the load current is lower than half of the peak-to-peak inductor current in CCM, the LMR516xx-Q1 operates in discontinuous conduction mode (DCM), also known as diode emulation mode (DEM). In DCM operation, the low-side switch is turned off when the inductor current drops to I_{ZC} (0mA typical) to improve efficiency. Both switching losses and conduction losses are reduced in DCM, compared to forced PWM operation at light load.

During light load operation, pulse frequency modulation (PFM) mode is activated to maintain high efficiency operation. When either the minimum high-side switch ON time t_{ON_MIN} or the minimum peak inductor current t_{PEAK_MIN} (typically 360mA for LMR51610-Q1 or 250mA for LMR51606-Q1) is reached, the switching frequency decreases to maintain regulation. In PFM mode, switching frequency is decreased by the control loop to maintain output voltage regulation when load current reduces. Switching loss is further reduced in PFM operation due to a significant drop in effective switching frequency.

7.4.5 Light-Load Operation (FPWM Version)

For FPWM versions, LMR516xx-Q1 is locked in continuous conduction across the entire load range. This operation is maintained, even in no-load condition, by allowing the inductor current to reverse the normal direction. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency.



8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The LMR516xx-Q1 is a step-down DC-to-DC converter. The LMR51610-Q1 is typically used to convert a higher input voltage to a lower output DC voltage with a maximum output current of 1A. The LMR51606-Q1 is typically used to convert a higher input voltage to a lower output DC voltage with a maximum output current of 0.6A. The following design procedure can be used to select components for the LMR516xx-Q1.

8.2 Typical Application

The LMR51610-Q1 only requires a few external components to convert from a wide voltage range supply to a fixed output voltage. 🛚 8-1 shows a basic schematic.




图 8-1. Application Circuit

The external components have to fulfill the needs of the application and the stability criteria of the control loop of the device. can be used to simplify the output filter component selection.

主の1	1 00	A C	Typical	Values
√ X 0-1.	. L an	IU COLIT	I y picai	vaiues

f _{SW} (kHz)	V _{OUT} (V)	I _{OUT} (A)	L (µH)	C _{OUT} (1)	R _{FBT} (kΩ)	R _{FBB} (kΩ)
400	3.3	1	22	22µF / 10V	69.8	22.1
	5	1	33	22μF / 16V	118	22.1
	12	1	68	2 × 10µF / 35V	309	22.1

(1) A ceramic capacitor is used in this table.

English Data Sheet: SLUSFL7

8.2.1 Design Requirements

The detailed design procedure is described based on a design example. For this design example, use the parameters listed in $\frac{1}{8}$ 8-2 as the input parameters.

表 8-2. Design Example Parameters

PARAMETER	VALUE		
Input voltage, V _{IN}	24V typical, range from 6V to 65V		
Output voltage, V _{OUT}	5V ±3%		
Maximum output current, I _{OUT_MAX}	1A		
Output overshoot, undershoot (0.25A to 0.75A)	±5%		
Output voltage ripple	0.5%		
Operating frequency	400kHz		

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMR516xx-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Output Voltage Setpoint

The output voltage of the LMR516xx-Q1 device is externally adjustable using a resistor divider network. The divider network is comprised of a top feedback resistor R_{FBT} and bottom feedback resistor R_{FBB} . 方程式 7 is used to determine the output voltage of the converter:

$$R_{FBT} = \frac{(V_{OUT} - V_{REF})}{V_{REF}} \times R_{FBB}$$
 (7)

8.2.2.3 Switching Frequency

For this example, the default switching frequency of 400kHz is selected.

8.2.2.4 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current, and the RMS current. The inductance is based on the desired peak-to-peak ripple current Δi_L . Because the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L_{MIN} . Use π 9 to calculate the minimum value of the output inductor. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K_{IND} must be

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLUSFL7



20% to 60% of maximum I_{OUT} supported by converter. During an instantaneous overcurrent operation event, the RMS and peak inductor current can be high. The inductor saturation current must be higher than peak current limit level.

$$\Delta i_{L} = \frac{V_{OUT} \times (V_{IN_MAX} - V_{OUT})}{V_{IN_MAX} \times L \times f_{SW}}$$
(8)

$$L_{MIN} = \frac{V_{IN_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN_MAX} \times f_{SW}}$$
(9)

In general, choose lower inductance in switching power supplies because lower inductance usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. Too low of an inductance can generate too large of an inductor current ripple such that overcurrent protection at the full load can be falsely triggered. Too low of an inductance also generates more inductor core loss because the current ripple is larger. Larger inductor current ripple also implies larger output voltage ripple with the same output capacitors. With peak current mode control, TI recommends to have adequate amount of inductor ripple current. A larger inductor ripple current improves the comparator signal-to-noise ratio.

For this design example, choose K_{IND} = 0.35. The minimum inductor value is calculated to be 32.97 μ H. Choose the nearest standard 33 μ H inductor with a capability of 1.5A RMS current and 2.5A saturation current.

8.2.2.5 Output Capacitor Selection

The device is designed to be used with a wide variety of LC filters. Minimize the output capacitance to keep cost and size down. The output capacitor or capacitors, C_{OUT}, must be chosen with care because the capacitors directly affects the steady state output voltage ripple, loop stability, and output voltage overshoot and undershoot during load current transient. The output voltage ripple is essentially composed of two parts. One part is caused by the inductor ripple current flowing through the Equivalent Series Resistance (ESR) of the output capacitors:

$$\Delta V_{OUT ESR} = \Delta i_{L} \times ESR = K_{IND} \times I_{OUT} \times ESR$$
 (10)

The other part is caused by the inductor current ripple charging and discharging the output capacitors:

The two components of the voltage ripple are not in-phase, therefore, the actual peak-to-peak ripple is less than the sum of the two peaks.

$$\Delta V_{\text{OUT_C}} = \frac{\Delta i_{\text{L}}}{8 \times f_{\text{SW}} \times C_{\text{OUT}}} = \frac{K_{\text{IND}} \times I_{\text{OUT}}}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}$$
(11)

$$C_{OUT} > \frac{1}{2} \times \frac{8 \times (I_{OH} - I_{OL})}{f_{SW} \times \Delta V_{OUT}}$$
(12)

where

- K_{IND} = Ripple ratio of the inductor current (△ i_L / I_{OUT})
- I_{OL} = Low level output current during load transient
- I_{OH} = High level output current during load transient
- V_{OUT SHOOT} = Target output voltage overshoot or undershoot

17

For this design example, the target output ripple is 25mV. Assuming Δ V_{OUT_ESR} = Δ V_{OUT_C} = 15mV, choose K_{IND} = 0.35. 方程式 10 yields ESR no larger than 43m Ω and 方程式 11 yields C_{OUT} no smaller than 10.94 μ F. For the target overshoot and undershoot limitation of this design, Δ V_{OUT_SHOOT} = 5% × V_{OUT} = 250mV. The C_{OUT} can be calculated to be no less than 20 μ F by 方程式 12. In summary, the most stringent criteria for the output capacitor is 20 μ F. Considering derating, one 22 μ F, 16V, X7R ceramic capacitor with 10m Ω ESR is used.

8.2.2.6 Input Capacitor Selection

The LMR51610-Q1 device requires a high frequency input decoupling capacitor or capacitor. The typical recommended value for the high frequency decoupling capacitor is $2.2\mu F$ or higher. TI reommends a high-quality ceramic type X5R or X7R with sufficiency voltage rating. The voltage rating must be greater than the maximum input voltage. To compensate the derating of ceramic capacitors, TI recommends a voltage rating of twice the maximum input voltage. For this design, one $2.2\mu F$, X7R dielectric capacitor rated for 100V is used for the input decoupling capacitor. The equivalent series resistance (ESR) is approximately $10m\Omega$, and the current rating is 1A. Include a capacitor with a value of $0.1\mu F$ for high-frequency filtering and place the capacitor as close as possible to the device pins.

8.2.2.7 Bootstrap Capacitor

Every LMR516xx-Q1 design requires a bootstrap capacitor, C_{BOOT} . The recommended bootstrap capacitor is 0.1 μ F and rated at 16V or higher. The bootstrap capacitor is located between the SW pin and the CB pin. The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

8.2.2.8 Undervoltage Lockout Setpoint

The system undervoltage lockout (UVLO) is adjusted using the external voltage divider network of R_{ENT} and R_{ENB} . The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. 方程式 13 can be used to determine the V_{IN} UVLO level.

$$V_{\text{IN_RISING}} = V_{\text{ENH}} \times \frac{R_{\text{EBT}} + R_{\text{ENB}}}{R_{\text{ENB}}} \tag{13}$$

The EN rising threshold $(V_{EN(R)})$ for LMR516xx-Q1 is set to be 1.227V (typical). Choose a value of 200k Ω for R_{ENB} to minimize input current from the supply. If the desired V_{IN} rising UVLO level is at 6.0V (typical), then the value of R_{ENT} can be calculated using 方程式 14:

$$R_{ENT} = \left(\frac{V_{IN_RISING}}{V_{EN(R)}} - 1\right) \times R_{ENB}$$
 (14)

The above equation yields a value of $778k\Omega$, a standard value of $768k\Omega$ is selected. The resulting V_{IN} falling UVLO threshold, equal to 4.84V, can be calculated by 方程式 15 where EN falling threshold ($V_{EN(F)}$) for LMR516xx-Q1 is set to be 1.0V (typical).

$$V_{\text{IN_FALLING}} = V_{\text{EN(F)}} \times \frac{R_{\text{EBT}} + R_{\text{ENB}}}{R_{\text{ENB}}}$$
(15)

8.2.2.9 Replacing Non Sync Buck Converter

The LMR516xx-Q1 can also be used to replace asynchronous buck converters, which need a rectifying diode in the application circuit. The design works fine with or without a rectifying diode connected to the switch node of the LMR516xx-Q1 as shown in 8-2.






图 8-2. Replacing Non-Sync Buck Converter


19

English Data Sheet: SLUSFL7




8.2.3 Application Curves

Unless otherwise specified the following conditions apply: V_{IN} = 24V, V_{OUT} = 5V, f_{SW} = 400kHz, L = 33 μ H, C_{OUT} = 22 μ F, T_A = 25°C.







8.3 Power Supply Recommendations

The LMR516xx-Q1 is designed to operate from an input voltage supply range between 4V and 65V. This input supply must be well-regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMR516xx-Q1 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LMR516xx-Q1 additional bulk capacitance can be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 10uF or 22µF electrolytic capacitor is a typical choice.

8.4 Layout

8.4.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- Place the input bypass capacitor C_{IN} as close as possible to the VIN and GND pins. Grounding for both the input and output capacitors must consist of localized top side planes that connect to the GND pin.
- Minimize trace length to the FB pin net. Both feedback resistors, R_{FBT} and R_{FBB}, must be located close to the FB pin. If V_{OUT} accuracy at the load is important, make sure V_{OUT} sense is made at the load. Route V_{OUT} sense path away from noisy nodes and preferably through a layer on the other side of a shielded layer.
- Use ground plane in one of the middle layers as noise shielding and heat dissipation path if possible.
- Make V_{IN}, V_{OLIT}, and ground bus connections as wide as possible. This action reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide adequate device heat-sinking, GND, VIN, and SW pins provide the main heat dissipation path and make the GND, VIN, and SW plane area as large as possible. Use an array of heat-sinking vias to connect the top side ground plane to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these thermal vias can also be connected to inner layer heat-spreading ground planes. Make sure enough copper area is used for heat-sinking to keep the junction temperature below 150°C.

8.4.1.1 Compact Layout for EMI Reduction

Radiated EMI is generated by the high di/dt components in pulsing currents in switching converters. The larger area covered by the path of a pulsing current, the more EMI is generated. High frequency ceramic bypass capacitors at the input side provide primary path for the high di/dt components of the pulsing current. Placing a ceramic bypass capacitor or capacitors as close as possible to the VIN and GND pins is the key to EMI reduction.

The SW pin connecting to the inductor must be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) must be used for high current

21



conduction path to minimize parasitic resistance. The output capacitors must be placed close to the V_{OUT} end of the inductor and closely grounded to GND pin.

8.4.1.2 Feedback Resistors

To reduce noise sensitivity of the output voltage feedback path, place the resistor divider close to the FB pin, rather than close to the load. The FB pin is the input to the error amplifier, so the pin is a high impedance node and very sensitive to noise. Placing the resistor divider closer to the FB pin reduces the trace length of FB signal and reduces noise coupling. The output node is a low impedance node, so the trace from V_{OUT} to the resistor divider can be long if short path is not available.

If voltage accuracy at the load is important, make sure voltage sense is made at the load. Doing so corrects for voltage drops along the traces and provides the best output accuracy. The voltage sense trace from the load to the feedback resistor divider must be routed away from the SW node path and the inductor to avoid contaminating the feedback signal with switch noise, while also minimizing the trace length. This action is most important when high value resistors are used to set the output voltage. TI recommends to route the voltage sense trace and place the resistor divider on a different layer than the inductor and SW node path, such that there is a ground plane in between the feedback trace and inductor/SW node polygon. This action provides further shielding for the voltage feedback path from EMI noises.

8.4.2 Layout Example




图 8-10. Layout



9 Device and Documentation Support

9.1 Device Support

9.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

9.1.2 Development Support

9.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMR516xx-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, AN-1149 Layout Guidelines for Switching Power Supplies application note

9.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

TI E2E[™] 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。



9.7 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES		
August 2024	*	Initial Release		

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

提交文档反馈

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
LMR51606XFQDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	6XFQ
LMR51606XFQDBVRQ1.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	6XFQ
LMR51606XQDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	06XQ
LMR51606XQDBVRQ1.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	06XQ
LMR51610XFQDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	0XFQ
LMR51610XFQDBVRQ1.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	0XFQ
LMR51610XQDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	10XQ
LMR51610XQDBVRQ1.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	10XQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMR51606-Q1, LMR51610-Q1:


• Catalog : LMR51606, LMR51610

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司